Google Research

Smart Memories Polymorphic Chip Multiprocessor

  • Ofer Shacham
  • Zain Asgar
  • Han Chen
  • Amin Firoozshahian
  • Rehan Hameed
  • Christos Kozyrakis
  • Wajahat Qadeer
  • Stephen Richardson
  • Alex Solomatnikov
  • Don Stark
  • Megan Wachs
  • Mark Horowitz
Proceedings of the Design Automation Conference (2009)

Abstract

The Stanford Smart Memories polymorphic chip-multiprocessor architecture was conceived as a unified multipurpose hardware architecture base, capable of supporting a variety of programming models and per-application optimizations [17]. Backing the architectural claims, our team of PhD students set out to implement this challenging design in silicon, targeting 90nm technology. Now, with 55M transistors covering 61mm2, this is one of the most complex chips ever fabricated in academia.

Learn more about how we do research

We maintain a portfolio of research projects, providing individuals and teams the freedom to emphasize specific types of work