A Codesigned Fault Tolerance System for Heterogeneous Many-Core Processors

Ravishankar K. Iyer
IPDPS Workshops (2011), pp. 2053-2056

Abstract

×