Jump to Content

Attack of the killer microseconds

Luiz André Barroso
Mike Marty
David Patterson
Parthasarathy Ranganathan
Communications of the ACM, vol. 60(4) (2017), pp. 48-54
Google Scholar

Abstract

The computer systems we use today make it easy for programmers to mitigate event latencies in the nanosecond and millisecond time scales (such as DRAM accesses at tens or hundreds of nanoseconds and disk I/Os at a few milliseconds) but lack meaningful support for microsecond (μs)-scale events. This oversight is quickly becoming a serious problem for programming warehouse-scale computers, where efficient handling of microsecond-scale events is becoming paramount for a new breed of low-latency I/O devices ranging from datacenter networking to computing accelerators.